Thermal Vias: 6 Practical Rules for Cooler PCB Layouts

Share:
PCB Design & Signal Integrity
Thermal Vias: 6 Practical Rules for Cooler PCB Layouts

FR4 is a poor heat conductor, but a grid of small plated holes under a hot chip can drop its temperature by tens of degrees.

Exposed Pad Via Pitch Filled Vias Thermal Resistance

Power ICs, regulators and MOSFETs push heat into the board through their exposed pads. Plated holes carry that heat down to inner planes and the bottom copper, where it can spread and escape.

Hello everyone, today we are going to learn how thermal vias carry heat through a PCB, how to size and space them, and how to estimate the temperature they save under a hot component.
thermal vias

What Are Thermal Vias?

Thermal vias are plated through holes placed under or near a hot component to conduct heat from the top copper to inner planes and the bottom layer. They work because plated copper conducts heat about a thousand times better than FR4, a point covered in thermal conductivity.

Sierra Circuits gives copper a thermal conductivity of about 385 W per m K. FR4 is only about 0.3 W per m K, so heat struggles to pass through the laminate alone.

Array of plated holes spaced under a component pad on a circuit board
Image credit: Altium

They are the same plated holes described in PCB via types, placed for heat rather than signals. Most are simple through hole vias.

An exposed pad package such as QFN or DPAK relies on these vias for most of its cooling. Datasheets often show a recommended via pattern.

How Heat Flows Through the Board

DieHeat generated in the silicon
Exposed PadSoldered to top copper
Via BarrelsCopper plating carries heat down
Inner and Bottom PlanesHeat spreads laterally
Air or HeatsinkHeat leaves the board

Thermal vias alone do not remove heat, they move it to a larger copper area. Without enough copper on the other side, the benefit is small.

Solid inner planes from the layer stackup spread heat well. A ground plane often doubles as the heat spreader.

6 Practical Thermal Vias Rules

1
Drill Size
Use 0.2 mm to 0.4 mm, about 8 to 16 mil.
2
Pitch
Space them about 1.0 mm to 1.2 mm apart.
3
Right Under the Source
Place the first vias directly below the hot spot.
4
Connect Solidly
Avoid thermal relief spokes on heat vias.
5
Plenty of Copper
Tie to large planes on inner and bottom layers.
6
Manage Solder
Tent, plug or fill vias inside exposed pads.

Sierra Circuits recommends the 1 mm to 1.2 mm spacing to prevent solder wicking. ROHM warns that vias of 0.3 mm or larger inside an exposed pad can draw solder away during reflow.

ROHM also shows that more vias lower thermal resistance, but even one via directly under the source makes a large difference. Returns diminish after a dense grid is reached.

Via Thermal Resistance Formula

R via = L ÷ (k × A)
A = π × (r outer² minus r inner²)
R total = R via ÷ N

Worked example, 1.6 mm board, 0.3 mm drill, 25 µm plating:
A = π × (0.150² minus 0.125²) mm² = 0.0216 mm²
R via = 0.0016 m ÷ (385 × 0.0000000216 m²) ≈ 192 °C per W
16 vias in parallel ≈ 12 °C per W

Filling thermal vias with copper or conductive epoxy lowers resistance further. Plain resin filled vias mainly help with soldering, not heat.

This formula ignores spreading resistance in the copper planes, so treat it as the best case. Thermal simulation or a quick measurement with a thermocouple on the prototype gives the full picture.

Via Finish Options

Open Vias

Unfilled plated holes.

Best for: cheap boards away from pads
Lowest Cost
Tented Vias

Covered by solder mask.

Best for: prevents solder loss on the back
Common
Plugged Vias

Filled with resin then capped.

Best for: inside pads with flat surface
Reliable
Copper Filled

Solid copper barrel.

Best for: highest power density
Best Heat

Via in pad with fill and cap, often called VIPPO, gives a flat surface under fine pitch parts. It costs more, so use it only where needed.

Discuss options with your fabricator early, alongside the rules in essential PCB design rules.

Where Thermal Vias Matter

Linear Regulators
Dropout heat under the tab.
MOSFETs
DPAK and D2PAK power stages.
LED Boards
High power LED arrays.
Motor Drivers
H bridge ICs with exposed pads.
Switching Regulators
QFN controllers and inductors.
Processors
BGA centre ground balls.

A linear regulator can dissipate several watts, so via arrays are essential. Board level airflow is covered in electronic cooling fans.

Via Array Calculator

Thermal Resistance and Temperature Rise
Result
Per via 192 °C per W, array 12.0 °C per W, rise 24.1 °C

Doubling the via count halves the array resistance in this simple model. Real gains are smaller because spreading resistance remains.

Benefits
  • Low cost heat path.
  • Works with standard fabrication.
  • Uses existing planes as heat spreaders.
  • Reduces component temperature.
Watch Outs
  • Solder wicking in pads.
  • Less routing space on inner layers.
  • Filled vias add cost.
  • Little effect without copper area.

ROHM Thermal Design Guide PDF

PDF
PCB Layout Thermal Design Guide
ROHM application note with via count and placement results

Thermal PCB Design Tips Video

Thermal Vias FAQ

What do thermal vias do?
They carry heat from a hot component through the board to other copper layers.
What drill size is typical?
About 0.2 mm to 0.4 mm.
How far apart should they be?
Around 1.0 mm to 1.2 mm.
Should they use thermal relief?
No, connect them solidly to the planes.
Why fill or tent them?
To stop solder being drawn away during reflow.
How much does one via help?
About 190 °C per W for a 0.3 mm via in a 1.6 mm board.
Do more vias always help?
Yes, but with diminishing returns once the pad is full.

Related Articles

External References

What We Learn Today

  • Plated copper barrels move heat far better than FR4.
  • Size, pitch and placement under the hot spot decide performance.
  • Connect thermal vias to large copper planes and manage solder in pads.
I hope you like above blog. There is no cost associated in sharing the article in your social media. Thanks for reading!! Happy Learning!!

Leave a Reply

Your email address will not be published. Required fields are marked *